·般積層セラミックコンデンサ (温度補償用・Class 1) STANDARD MULTILAYER

CERAMIC CAPACITORS

(CLASS1: TEMPERATURE COMPENSATING DIELECTRIC TYPE)

> _55~+125°C OPERATING TEMP.



FEATURES

- ・実装密度の向上が図れます
- ・モノリシックの構造のため、信頼性が高い
- ・同一形状、静電容量範囲が広い

- · Improve Higher Mounting Densities.
- · Multilayer block structure provides higher reliability
- · A wide range of capacitance values available in standard case sizes.

用途 APPLICATIONS

- •一般電子機器用
- ・通信機器用(携帯電話、PHS、コードレス電話 etc.)
- · General electronic equipment
- · Communication equipment (portable telephones, PHS, other wireless applications, etc.)

形名表記法 ORDERING CODE



定格電圧 (VDC)	
Е	16
Т	25
U	50

シリーズ名	
M	積層コンデンサ

端子電]極
K	メッキ品

形状寸法(EIA)L×W(mm)	
063(0201)	0.6×0.3
105(0402)	1.0×0.5
107(0603)	1.6×0.8

温度特性 [ppm/℃]			
C	0:CG\CH\C	l′C	K
P□	-150: PH\PJ\PK		
R□	-220: RH\RJ\RK		
S□	-330:SH\SJ\SK	G	± 30
T	-470: TH\TJ\TK	Н	± 60
U	-750 : UJ√UK	J	±120
SI	+350~-1000	K	+250

6

公称前	電容量 (pF)
例	
0R5	0.5
010	1
100	10
*	·R= 小数点

容量許	容差			
С		\pm	0.25	pF
D		\pm	0.5	pF
F		\pm	1	pF
J		\pm	5	%
K		\pm	10	%

8	
製品厚	[み (mm)
Р	0.3
W	0.5
Z	0.8

9

個別仕	:様
_	標準

10

包装	
В	単品(袋詰め)
F	テーピング(2mmピッチ・178¢)
Т	テーピング(4mmピッチ・178¢)

1

当社管理記号		
- 1- L	LHO 3	
\triangle	標準品	
	△=スペース	

5 C H 1 0 1 J



Rated voltage(VDC)	
Е	16
Т	25
U	50

Series name M Multilayer ceramic capacitor

End termination Plated

□= 許容差

Dimensions (case size)(EIA)LXW(mm)				
063(0201)	0.6×0.3			
105(0402)	1.0×0.5			
107(0603)	1.6×0.8			

Temperat	ure characteristics(p	pm/	℃)		
C		0:CG,CH,CJ,CK			
	(COG,COH,COJ,	COK)		
P□	-150: PH\PJ\PK				
	(P2H、P2J、P2K)				
R□	-220: RH,RJ,RK				
	(R2H\R2J\R2K)				
S□	-330:SH\SJ\SK	2	± 30		
	(S2H,S2J,S2K)	4	1 30		
T	-470:TH,TJ,TK	ш	+ 60		
	(T2H、T2J、T2K)	П	1 00		
U	-750∶UJ\UK	2J	+120		
	(U2J\U2K)	20	±120		
SL	+350~-1000	К	+250		
		I.	±250		
□=То	lerance				

Nominal Capacitance(pF)				
example				
0R5	0.5			
010	1			
100	10			
	*D. desimal point			

R=decimal point

Capac	itance Tolerance	
С	± 0.25 pF	
D	± 0.5 pF	
F	± 1 pF	
J	± 5 %	
K	+ 10 %	

8	
Thickn	ess[mm]
Р	0.3
W	0.5
Z	0.8

9

Specia	al code
_	Standard Products


10

Packaging			
В	Bulk		
F	Tape(2mm pitch • 178¢)		
Т	Tape(4mm pitch • 178¢)		



Interna	l code
	Standard Products

△=Blank space



Type(EIA)	L	W	T		е
□MK063	0.6±0.03	0.3±0.03	0.3±0.03	Р	0.15±0.05
(0201)	(0.024 ± 0.001)	(0.012±0.001)	(0.012±0.001)	Р	(0.006 ± 0.002)
□MK105	1.0±0.05	0.5±0.05	0.5±0.05	W	0.25±0.10
(0402)	(0.039 ± 0.002)	(0.020 ± 0.002)	(0.020±0.002)	VV	(0.010 ± 0.004)
□MK107	1.6±0.10	0.8±0.10	0.8±0.10	7	0.35±0.25
(0603)	(0.063 ± 0.004)	(0.031±0.004)	(0.031±0.004)		(0.014±0.010)

温度特性 Temperature Characteristics

温度特性

Unit: mm(inch)

使用温度範囲

概略バリエーション AVAILABLE CAPACITANCE RANGE

Tv	уре	063			1	05				10	07	
	char.	C	R□	S	Т	U	C	SL	С	PO,TO,	U	SL
V	VV	25 V		16	SV		50 V	50 V		50	V	
[pF]	[pF 3digits]	•					۰	v				
0.5	0R5											
1	010											
1.5	1R5											
2	020											
3	030											
4	040											
5	050			100	147	344						
6	060			W	W	W						
7 8	070	P										
9	080 090											
10	100		W									
12	120						w					
15	150						VV					
18	180									Z		
22	220											
27	270								Z		Z	Z
33	330											
39	390											
47	470											
56	560											
68	680											
82	820											
100	101											
120	121											
150	151											
180	181							W				
220 270	221 271											
330	331											
390	331											
470	471											
560	561											
680	681											
820	821											
1000	102											

注:グラフの記号は製品の厚み記号です。

Note: Letter code in shaded areas are thickness codes.

char.(EIA)	Temperature coefficient range	Operating Temp. range
C K(C0K)	0±250	
C J(C0J)	0±120	
C H(C0H)	0±60	
C G(C0G)	0±30	
P K(P2K)	-150±250	
P J(P2J)	-150±120	
P H(P2H)	-150±60	
R K(R2K)	-220±250	

温度係数範囲

R J(R2J) -220±120 R H(R2H) -220±60 -55~+125℃ S K(S2K) -330±250 S J(S2J) -330 ± 120 S H(S2H) -330 ± 60 T K(T2K) -470 ± 250 T J(T2J) -470±120 T H(T2H) -470±60 U K(U2K) -750±250 U J(U2J) 一750±120 -1000~+350 SL

※1:20℃における静電容量を基準。 Based on the capacitance at 20℃

静電容量許容差 Capacital	nce Tolerance Symbol
-------------------	----------------------

u u	oupainance renerance	0,111001
記号 Symbol	許容差 Tolerance	区分 Item
С	±0.25pF	∼5pF
D	±0.5 pF	~10pF
F	±1pF	6~10 pF
J	±5 %	11pF~
K	±10 %	11pF~

Q

区分 Item
~27pF
30pF∼

※1:C=公称静電容量 Nominal capacitance(pF)

%2:測定周波数 Measurement Frequency= $1\pm0.1 MHz(C \le 1000 pF)$

 $1{\pm}0.1kHz~(C{>}1000pF)$

測定電圧 Measurement voltage = $0.5\sim5Vrms(C\leq1000pF)$

 $1{\pm}0.2 \text{Vrms}(\text{C}{>}1000\text{pF})$

セレクションガイド Selection Guide **⋖** P.8

etc











アイテム一覧 PART NUMBERS

063TYPE -

Class 1																							
定格電圧	形名						T				度朱			/	-14\						公称静電	静電容量 許容差	厚み
Rated	形名						ien	nper	ratur	re c	nara	acte	ristic	CS (E	=IA)						容量	Capacitance	
Voltage	Ordering code	CK	CJ	CH (COH)	CG	PK	PJ	PH	RK	RJ	RH	SK	SJ	SH	TK	TJ	TH	UK	UJ	SL	Capacitance	tolerance	[mm]
(DC)		(COK)	(COJ)	(COH)	(COG)	(P2K)	(P2J)	(P2H)	(H2K)	(H2J)	(R2H)	(S2K)	(S2J)	(S2H)	(12K)	(12J)	(12H)	(U2K)	(U2J)		[pF]	[%]	(inch)
	TMK 063 CK 0R5□P																				0.5		
	TMK 063 CK 010□P																				1		
	TMK 063 CK 1R5□P																				1.5	±0.25pF	
	TMK 063 CK 020□P																	_	_		2	±0.5pF	
	TMK 063 CJ 030□P																				3		
	TMK 063 CH 040□P																				4		
	TMK 063 CH 050□P																				5		
	TMK 063 CH 060 □ P				•																6		
	TMK 063 CH 070□P																				7		0.3±0.03
	TMK 063 CH 080□P																				8	±1pF	(0.012±0.001)
	TMK 063 CH 090□P																				9		
	TMK 063 CH 100□P																				10		
25V	TMK 063 CH 120□P																				12		
	TMK 063 CH 150□P																				15		
	TMK 063 CH 180□P																				18	±5	
	TMK 063 CH 220□P																				22	±10	
	TMK 063 CH 270□P																				27		
	TMK 063 CH 330□P																				33		
	TMK 063 CH 390□P																				39		
	TMK 063 CH 470□P																				47		
	TMK 063 CH 560□P																				56		
	TMK 063 CH 680□P																				68		
	TMK 063 CH 820□P																				82		
	TMK 063 CH 101□P																				100		

注:形名の□には静電容量許容差記号が入ります。

105TYPE ---

Class 1																							
定格電圧										温	度特	性									公称静電	静電容量	
Rated	形名						Ter	nnei	ratuu	re c	hara	ncte	rictir	e (F	=ιΔ\						容 量	許 容 差	厚み
								Ė						<u> </u>								Capacitance	Thickness
Voltage	Ordering code	CK	CJ	CH	CG	PK	PJ	PH	RK	RJ	RH	SK	SJ	SH	TK	TJ	TH	UK (U2K)	UJ	SI	Capacitance	tolerance	[mm]
(DC)		(COK)	(CO)	(COH)	(C0G)	(P2K)	(P2J)	(P2H)	(R2K)	(R2J)	(R2H)	(S2K)	(S2J)	(S2H)	(T2K)	(T2J)	(T2H)	(U2K)	(U2J)		[pF]	[%]	(inch)
	UMK 105 CK 0R5□W																				0.5		
	UMK 105 CK 010□W																				1		
	UMK 105 CK 1R5□W																				1.5	±0.25pF	
	UMK 105 CK 020□W																				2	±0.5pF	
	UMK 105 CJ 030□W																				3		
	UMK 105 CH 040□W																				4		
	UMK 105 CH 050□W																				5		
	UMK 105 CH 060□W																				6		
	UMK 105 CH 070□W																				7	±0.5pF	0.5±0.05
	UMK 105 CH 080□W																				8	±1pF	(0.020±0.002)
	UMK 105 CH 090□W																				9		
	UMK 105 CH 100□W																				10		
	UMK 105 CH 120□W																				12		
	UMK 105 CH 150□W																				15		
	UMK 105 CH 180□W																				18	±5	
	UMK 105 CH 220□W																				22	±10	
	UMK 105 CH 270□W																				27		
	UMK 105 CH 330□W																				33		
	UMK 105 CH 390□W																				39		
	UMK 105 CH 470□W																				47		
50V	UMK 105 CH 560□W																				56		
	UMK 105 CH 680□W																				68		
	UMK 105 CH 820□W																				82		
	UMK 105 CH 101 □ W																				100		
	UMK 105 CH 121 □ W																				120		
	UMK 105 CH 151 □ W																				150		
	UMK 105 CH 181 □ W																				180		
	UMK 105 CH 221 □ W																				220		
	UMK 105 CH 271 □ W																				270		
	UMK 105 SL 121□W																				120		
	UMK 105 SL 151□W																				150		
	UMK 105 SL 181□W																				180		
	UMK 105 SL 221□W																				220		
	UMK 105 SL 271□W																				270		
	UMK 105 SL 331□W																				330		

注:形名の□には静電容量許容差記号が入ります。

[△] Please specify the capacitance tolerance code.

 $^{\ \}triangle$ Please specify the capacitance tolerance code.

1	05	ΓΥ	Р	E

Class 1																							
定格電圧										温	度特	性									公称静電	静電容量	厚み
Rated	形 名						Ter	npe	ratu	re c	hara	acte	ristic	cs (E	EIA)							許容差 Connections	厚の Thickness
Voltage	Ordering code	СК	CJ	СН	CG	PK	PJ	РН	RK	RJ	RH	SK	SJ	SH	тк	TJ	TH	UK	UJ	CI.	Capacitance	tolerance	[mm]
(DC)		(COK)	(COJ)	(COH)	(C0G)	(P2K)	(P2J)	(P2H)	(R2K)	(R2J)	(R2H)	(S2K)	SJ (S2J)	(S2H)	(T2K)	(T2J)	(T2H)	(U2K)	(U2J)	SL	[pF]	[%]	(inch)
	EMK105△ 0 R 5 B W											•			•			•			0.5		
	EMK105△ 0 1 0 B W														•						1		
	EMK105△ 1 R 2 B W														•			•				±0.1pF	
	EMK105△ 1 R 5 B W											•			•			•			1.5		
	EMK105△ 1 R 8 B W														•						1.8		
	EMK105△ 2 R 2 J W																				2.2		
	EMK105△ 2 R 7 J W														•			•			2.7		
	EMK105△ 3 R 3 J W												•		•			•			3.3		
	EMK105△ 3 R 9 J W												•		•						3.9		0.5±0.05
16V	EMK105△ 4 R 7 J W																				4.7		(0.020±0.002)
	EMK105△ 5 R 6 J W																				5.6		,
	EMK105△ 6 R 8 J W										•			•							6.8	±5%	
	EMK105△8R2JW										•			•							8.2		
	EMK105△ 1 0 0 J W																				10		
	EMK105△ 1 2 0 J W																				12		
	EMK105△ 1 5 0 J W													•							15		
	EMK105△ 1 8 0 J W																				18		
	EMK105△ 2 0 0 J W																				20		

注:形名の△には温度特性、□には静電容量許容差記号が入ります。
△ Please specify the temperature characteristics code and □ the capacitance tolerance code.

アイテム一覧 PART NUMBERS

107TYPE -

Class 1																							
定格電圧										温	度特	性									公称静電	静電容量	E 1
Rated	形名						Ten	npe	ratu	re c	hara	cte	ristic	cs (E	EIA)						容 量	許容差	厚み
Voltage	Ordering code	СК	CJ	СН	CG	PK	P.I	PH	RK	RJ	RH	SK	SJ	SH	TK	T.J	ТН	UK	IJJ	SL	Capacitance	Capacitance tolerance	Thickness [mm]
(DC)	3	(COK)	(COJ)	(COH)	(COG)	(P2K)	(P2J)			(R2J)				(S2H)			(T2H)			SL	[pF]	[%]	(inch)
()	UMK 107 △ 0R5□Z	•				•			•			•			•			•		•	0.5	[/0]	(- /
	UMK 107 △ 010□Z	•				•			•			•			•			•		•	1		
	UMK 107 △ 1R5□Z	•				•			•						•			•		•	1.5	10.05-5	
	UMK 107 △ 020□Z	•				•			•			•			•			•		•	2	±0.25pF	
	UMK 107 △ 030□Z		•				•			•			•						•	•	3	±0.5 pF	
	UMK 107 △ 040□Z							•			•			•			•		•	•	4		
	UMK 107 △ 050□Z							•			•			•						•	5		
	UMK 107 △ 060□Z							•			•										6		
	UMK 107 △ 070□Z							•			•			•						•	7	±0.5pF	
	UMK 107 △ 080□Z							•			•									•	8	±1 pF	
	UMK 107 △ 090□Z							•			•			•						•	9	_ i pi	
	UMK 107 △ 100□Z							•			•									•	10		
	UMK 107 △ 120□Z			•							•									•	12	±5,±10	
	UMK 107 △ 150□Z																				15	±5,±10	
	UMK 107 △ 180□Z							•													18	±5,±10	
	UMK 107 △ 220□Z							•													22	±5,±10	
	UMK 107 △ 270□Z																				27	±5,±10	
	UMK 107 △ 330□Z							•													33	±5,±10	
	UMK 107 △ 390□Z							•													39	±5,±10	0.8±0.10
50V	UMK 107 △ 470□Z							•													47	±5,±10	(0.031 ± 0.004)
30 V	UMK 107 △ 560□Z							•			•			•							56	±5,±10	
	UMK 107 △ 680□Z							•			•										68	±5,±10	
	UMK 107 △ 820□Z							•			•									•	82	±5,±10	
	UMK 107 △ 101□Z							•													100	±5,±10	
	UMK 107 △ 121□Z							•			•										120	±5,±10	
	UMK 107 △ 151□Z							•			•									•	150	±5,±10	
	UMK 107 △ 181□Z							•			•										180	±5,±10	
	UMK 107 △ 221□Z							•			•			•							220	±5,±10	
	UMK 107 △ 271□Z							•			•										270	±5,±10	
	UMK 107 △ 331□Z																				330	±5,±10	
	UMK 107 △ 391□Z																				390	±5,±10	
	UMK 107 △ 471□Z																		•	•	470	±5,±10	
	UMK 107 △ 561□Z																			•	560	±5,±10	
	UMK 107 △ 681□Z																			•	680	±5,±10	
	UMK 107 △ 821□Z																			•	820	±5,±10	
	UMK 107 △ 102 □Z																				1000	±5,±10	

注:形名の△には温度特性、□には静電容量許容差記号が入ります。

 $[\]triangle$ Please specify the temperature characteristics code and \square the capacitance tolerance code.

梱包 PACKAGING

①標準数量 Standard quantity ■袋づめ梱包 Bulk packaging


形式(EIA) Type	製品厚み Thickness	I	標準数量 Standard quantity
1,700	mm(inch)	code	[pcs]
☐MK105(0402)	0.5	V, W	
E VK105(0402)	(0.020)	W	
□MK107(0603)	0.8 (0.031)	A Z	
□2K110(0504)	0.8 (0.031)	Α	
□2K110(0304)	0.6 (0.024)	В	
□MK212(0805)	0.85 (0.033)	D	
□WINE 12(0003)	1.25 (0.049)	G	
□4K212(0805)	0.85 (0.033)	D	
□2K212(0805)	0.85 (0.033)	D	
	0.85 (0.033)	D	1000
□MK316(1206)	1.15 (0.045)	F	
□IVIN310(1200)	1.25 (0.049)	G	
	1.6 (0.063)	L	
	0.85 (0.033)	D	
	1.15 (0.045)	F	
□MK325(1210)	1.5 (0.059)	Н	
□IVIN323(1210)	1.9 (0.075)	N	
	2.0max (0.079)	Υ	
	2.5 (0.098)	М	

■テーピング梱包 Taped packaging

	rapoa paonaging			
形式(EIA) Type	製品厚み Thickness		[pe	quantity
	mm(inch)	code	紙テープ paper	エンボステープ Embossed tape
□MK063(0201)	0.3 (0.012)	Р	15000	
☐MK105(0402)	0.5	V, W	10000	_
E VK105(0402)	(0.020)	W	10000	
□MK107(0603)	0.45 (0.018)	K	4000	_
□IVIK107(0003)	0.8 (0.031)	A Z	4000	
	0.8 (0.031)	Α	4000	_
□2K110(0504)	0.6 (0.024)	В	4000	_
	0.45 (0.018)	K	4000	_
□MK212(0805)	0.85 (0.033)	D	4000	_
	1.25 (0.049)	G	_	3000
□4K212(0805)	0.85 (0.033)	D	4000	_
□2K212(0805)	0.85 (0.033)	D	4000	_
	0.85 (0.033)	D	4000	_
	1.15 (0.045)	F		
□MK316(1206)	1.25 (0.049)	G	_	3000
	1.6 (0.063)	L	_	2000
	0.85 (0.033)	D		
	1.15 (0.045)	F		
	1.5 (0.059)	Н	-	2000
□MK325(1210)	1.9 (0.075)	N		
	2.0max (0.079)	Υ	_	2000
	2.5 (0.098)	М	_	500
	1.9 (0.075)	Υ		
☐MK432(1812)	2.5 (0.098)	M	_	500
	3.2 (0.125)	U		


②テーピング材質 Taping material

紙テープ Card board carrier tape



チップ Chip


エンボステープ



③バルクカセット Bulk Cassette

チップ詰状態

Chip filled




チップ

Chip

105, 107, 212形状で個別対応致しますのでお問い合せ下さい。 Please contact any of our offices for accepting your requirement according to dimensions 0402, 0603, 0805.(inch)

③テーピング寸法 Taping dimensions 紙テープ Paper Tape (8mm幅) (0.315inches wide)



Type	チッフ	プ挿入部	挿入ピッチ	テープ厚み
(EIA)	Chip	Cavity	Insertion Pitch	Tape Thickness
	Α	В	F	Т
□MK063(0201)	0.37±0.06	0.67±0.06	2.0±0.05	0.45max.
_IVIR003(0201)	(0.06±0.002)	(0.027±0.002)	(0.079±0.002)	(0.018max.)
☐MK105(0402)	0.65±0.1	1.15±0.1	2.0±0.05	0.8max.
E VK105(0402)	(0.026±0.004)	(0.045±0.004)	(0.079±0.002)	(0.031max.)
	1.0±0.2	1.8±0.2	4.0±0.1	1.1max.
□MK107(0603)	(0.039±0.008)	(0.071±0.008)	(0.157±0.004)	(0.043max.)
□2K110(0504)	1.15±0.2	1.55±0.2	4.0±0.1	1.0max.
ZRTTO(0304)	(0.045±0.008)	(0.061±0.008)	(0.157±0.004)	(0.039max.)
□MK212(0805)	1.65±0.2	2.4±0.2		
□4K212(0805)	(0.065±0.008)	(0.094±0.008)	4.0±0.1	1.1max.
□2K212(0805)			(0.157±0.004)	(0.043max.)
	2.0±0.2	3.6±0.2		
□MK316(1206)	(0.079±0.008)	(0.142±0.008)		


Unit:mm(inch) エンボステープ Embossed tape (8mm幅) (0.315inches wide)

送り穴 1.5 ^{+0.1} (0.059 ^{+0.004}) 1.75 ± 0.1 (0.069 ± 0.004) (0.059 ^{+0.004}) (0.059 ^{+0.00}

Type	チッフ	°挿入部	挿入ピッチ	テーフ	プ厚み
(EIA)	Chip	cavity	Insertion Pitch	Tape Th	ickness
	Α	В	F	K	Т
	1.65±0.2	2.4±0.2			
□MK212(0805)	(0.065±0.008)	(0.094±0.008)			
	2.0±0.2	3.6±0.2	4.0±0.1	2.5max.	0.6max
□MK316(1206)	(0.079±0.008)	(0.142±0.008)	(0.157±0.004)	(0.098max.)	(0.024max.)
	2.8±0.2	3.6±0.2		3.4max.	
□MK325(1210)	(0.110±0.008)	(0.142±0.008)		(0.134max.)	

Unit: mm(inch)


エンボステープ Embossed tape (12mm幅) (0.472inches wide)




Туре	チッフ	[°] 挿入部	挿入ピッチ	テーフ	プ厚み
(EIA)	Chip	cavity	Insertion Pitch	Tape Th	nickness
	Α	В	F	K	Т
□MK432(1812)	3.7±0.2 (0.146±0.008)	4.9±0.2 (0.193±0.008)	8.0±0.1 (0.315±0.004)	3.4max. (0.134max.)	0.6max. (0.024max.)

Unit: mm(inch)

④リーダ部/空部 Leader and Blank portion




⑤リール寸法 Reel size



⑥トップテープ強度 Top Tape Strength

トップテープのはがし力は下図矢印方向にて $0.1\sim0.7$ Nとなります。 The top tape requires a peel-off force of $0.1\sim0.7$ N in the direction of the arrow as illustrated below.



Multilayer Ceramic Capacitor Chips

			Specific	ed Value			
It	tem	Temperature Compensating (Class 1)		High Permitivity (Class 2)		Test Methods and Remarks	
		Standard	High Frequency Type	Standard Note1	High Value		
1.Operating Range	Temperature	-55 to +125℃		B: −55 to +125°C F: −25 to +85°C	-25 to +85°C	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	
2.Storage Range	Temperature	-55 to +125℃		B: −55 to +125°C F: −25 to +85°C	-25 to +85°C	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	
3.Rated Volta	ge	50VDC,25VDC,	16VDC	50VDC,25VDC	50VDC,35VDC,25VDC		
		16VDC			16VDC,10VDC,6.3VDC 4DVC		
4.Withstandin	g Voltage	No breakdown or dam-	No abnormality	No breakdown or dama	ge	Applied voltage: Rated voltage×3 (Class 1)	
Between ter	rminals	age				Rated voltage×2.5 (Class 2) Duration: 1 to 5 sec. Charge/discharge current: 50mA max. (Class 1,2)	
5.Insulation R	esistance	10000 MΩ min.		500 M Ω μ F. or 10000 smaller.	$\mbox{M}\Omega.,$ whichever is the	Applied voltage: Rated voltage Duration: 60±5 sec.	
				Note 4		Charge/discharge current: 50mA max.	
6.Capacitance	e (Tolerance)	0.5 to 5 pF: ±0.25 pF 1 to 10pF: ±0.5 pF 5 to 10 pF: ±1 pF 11 pF or over: ±5% ±10% 105TYPERA, \$A, TA, UA only 0.5~2pF: ±0.1pF 2.2~20pF: ±5%	0.5 to 2 pF: ±0.1 pF 2.2 to 5.1 pF: ±5%	B: ±10%, ±20% F: +80 %	BJ: ±10%、±20% C: ±10%、±20% E: -20%/+80% F: -20%/+80%	$\begin{array}{lll} \text{Measuring frequency:} & \text{Class1: } 1\text{MHz}\pm10\%(\text{C} \leq 1000\text{pF}) \\ & 1 \text{ k Hz}\pm10\%(\text{C} > 1000\text{pF}) \\ & \text{Class2: } 1 \text{ k Hz}\pm10\%(\text{C} \leq 22\mu\text{F}) \\ & 120\text{Hz}\pm10\text{Hz}(\text{C} > 22\mu\text{F}) \\ & \text{Measuring voltage:} \\ & \text{Class1: } 0.5{\sim}5\text{Vrms}(\text{C} \leq 1000\text{pF}) \\ & 1\pm0.2\text{Vrms}(\text{C} > 1000\text{pF}) \\ & \text{Class2: } 1\pm0.2\text{Vrms}(\text{C} \leq 22\mu\text{F}) \\ & 0.5\pm0.1\text{Vrms}(\text{C} > 22\mu\text{F}) \\ & \text{Bias application: None} \\ \end{array}$	
7.Q or Tangen (tan δ)	t of Loss Angle	Under 30 pF : Q≥400 + 20C 30 pF or over : Q≥1000 C= Nominal capacitance	Refer to detailed specification	B: 2.5% max.(50V, 25V) F: 5.0% max. (50V, 25V)	BJ:2.5%以下 3.5%以下※ 5.0%以下※ 10.0%以下※ C、E、F:7%以下 5.0%以下※ 9.0%以下※ 10.0%以下※ 11.0%以下※ 16.0%以下※ 20.0%以下※ See Table 1	Multilayer: Measuring frequency: $\begin{array}{c} \text{Multilayer:} \\ \text{Measuring frequency:} \\ \text{Class1: } 1\text{MHz}\pm10\%(\text{C}\leq1000\text{pF}) \\ \text{1 k Hz}\pm10\%(\text{C}\leq22\mu\text{F}) \\ \text{120Hz}\pm10\text{Hz}(\text{C}\leq22_{\mu}\text{F}) \\ \text{Measuring voltage:} \\ \text{Class1: } 0.5\sim5\text{Vrms}(\text{C}\leq1000\text{pF}) \\ \text{1}\pm0.2\text{Vrms}(\text{C}>1000\text{pF}) \\ \text{Class2: } 1\pm0.2\text{Vrms}(\text{C}\leq22_{\mu}\text{F}) \\ \text{0.5}\pm0.1\text{Vrms}(\text{C}\geq22_{\mu}\text{F}) \\ \text{Bias application: None} \\ \text{High-Frequency-Multilayer:} \\ \text{Measuring frequency: } 1\text{GHz} \\ \text{Measuring equipment: HP4291A} \\ \text{Measuring ig: HP16192A} \\ \end{array}$	
8.Temperature Characteristic of Capacitance	(Without voltage application)	CK: 0±250 CJ: 0±120 CH: 0±60 CG: 0±30 PK: -150±250 PJ: -150±120 PH: -150±60 RK: -220±250 RJ: -220±120 RH: -220±60 SK: -330±250 SJ: -330±120 SH: -3470±250 TJ: -470±250 TJ: -470±250 UK: -750±250 UJ: -750±120 UJ: -750±120	CH: 0±60 RH: -220±60 (ppm/C)	B: ±10%(-25-85°C) F: +30 %(-25-85°C) B(X7R): ±15% F(Y5V): +22 %	BJ: ±10% (-25~+85°C) C: ±20% (-25~+85°C) E: +20%/-55% (-25~+85°C) F: +30%/-80% (-25~+85°C) BJ(X7R, X5R): ±15% C(X5S, X6S): ±22% E(Y5U): +22%/-56% F(Y5V): +22%/-82%	According to JIS C 5102 clause 7.12. Temperature compensating: Measurement of capacitance at 20°C and 85°C shall be made to calculate temperature characteristic by the following equation. $ \frac{(C_{85}-C_{20})}{C_{20}\times\Delta T}\times 10^{-6} \ (\text{ppm/C}) $ High permitivity: Change of maximum capacitance deviation in step 1 to Temperature at step 1: +20°C Temperature at step 2: minimum operating temperature Temperature at step 3: +20°C (Reference temperature) Temperature at step 5: +20°C Reference temperature at step 5: +20°C Reference temperature for X7R, X5R, X5S, X6S, Y5U and Y5 shall be +25°C	
9.Resistance Substrate	to Flexure of	SL: +350 to -1000 (ppm/c) Appearance: No abnormality Capacitance change: Within ±5% or ±0.5 pF, whichever is larger.	Appearance: No abnormality Capacitance change: Within±0.5 pF	Appearance: No abnormality Capacitance change: B, BJ, C: Within ±12.59 E, F: Within ±30%	6	Warp: 1mm Testing board: glass epoxy-resin substrate Thickness: 1.6mm (063 TYPE: 0.8mm) The measurement shall be made with board in the bent position Board R-340 Warp (Unit: mm)	

Multilayer Ceramic Capacitor Chips

		Specifie	ed Value			
Item	Temperature Com	pensating (Class 1)	High Permitti	ivity (Class 2)	Test Methods and Remarks	
	Standard	High Frequency Type	Standard Note1 High Value			
10.Body Strength	_	No mechanical damage.	_	_	High Frequency Multilayer: Applied force: 5N Duration: 10 sec. Press Pressing jie Chip W L L W O.6L	
11.Adhesion of Electrode	No separation or indicat	lion of separation of electr	ode.		Applied force: 5N Duration: 30±5 sec. Hooked jig R=05 Chip Cross-section	
12.Solderability	At least 95% of terminal	electrode is covered by n	new solder.		Solder temperature: 230±5°C Duration: 4±1 sec.	
13.Resistance to soldering	Appearance: No abnormality Capacitance change: Within ± 2.5% or ±0.25pF, whichever is larger. Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Appearance: No abnormality Capacitance change: Within ±2.5% Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	δ : Initial value Insulation resistance: In	Vithin ±7.5% (B, BJ) Vithin ±15% (C) Vithin ±20% (E, F)	Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Solder temperature: 270±5°C Duration: 3±0.5 sec. Preheating conditions: 80 to 100°C, 2 to 5 min. or 5 to 10 mi 150 to 200°C, 2 to 5 min. or 5 to 10 mi Recovery: Recovery for the following period under the stat dard condition after the test. 24±2 hrs (Class 1) 48±4 hrs (Class 2)	
14.Thermal shock	Appearance: No abnormality Capacitance change: Within ± 2.5% or ±0.25pF, whichever is larger. Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Appearance: No abnormality Capacitance change: Within ±0.25pF Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	mality Capacitance change: Within $\pm 7.5\%$ (B, BJ) Within ± 0.25 pF Within ± 0.25 pF ± 1.00 Initial value ± 1.00 (E, F) ± 1.00 Initial value ± 1.00 Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality		Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Conditions for 1 cycle: Step 1: Minimum operating temperature $^{+0}_{-3}$ °C 30±3 min Step 2: Room temperature 2 to 3 min Step 3: Maximum operating temperature $^{-0}_{+3}$ °C 30±3 min Step 4: Room temperature 2 to 3 min Number of cycles: 5 times Recovery after the test: 24±2 hrs (Class 1) 48±4 hrs (Class 2)	
15.Damp Heat (steady state)	Appearance: No abnormality Capacitance change: Within ±5% or ±0.5pF, whichever is larger. Q: C≥30 pF : Q≥350 10≤C<30 pF: Q≥275 +2.5C C<10 pF : Q≥200 + 10C C: Nominal capacitance Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: Within $\pm 0.5 pF$, Insulation resistance: $1000 \ M\Omega$ min.	Appearance: No abnormality Capacitance change: B: Within $\pm 12.5\%$ F: Within $\pm 30\%$ tan δ : B: 5.0% max. F: 7.5% max. Insulation resistance: 50 M Ω μ F or 1000 M Ω whichever is smaller.	Appearance: No abnormality Capacitance change: BJ:Within ±12.5% Within ±30%** C(X6S) Within ±25% C(X5S),E,F Within ±30% tan δ: BJ: 5.0% max. 7.5% max.** 20.0% max.** 15.0% max.** 16.0% max.** 19.5% max.** 25.0% m	Multilayer: Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Temperature: 40±2°C Humidity: 90 to 95% RH Duration: 500 ⁺²⁴ / ₋₀ hrs Recovery: Recovery for the following period under the sta dard condition after the removal from test chamber. 24±2 hrs (Class 1) 48±4 hrs (Class 2) High-Frequency Multilayer: Temperature: 60±2°C Humidity: 90 to 95% RH Duration: 500 ⁺²⁴ / ₋₀ hrs Recovery: Recovery for the following period under the sta dard condition after the removal from test chamber. 24±2 hrs (Class 1)	

Multilayer Ceramic Capacitor Chips

		Specifie	Test Methods and Remarks		
Item	Temperature Compensating (Class 1)				High Permittivity (Class 2)
	Standard	High Frequency Type	Standard Note1	High Value	
16.Loading under Damp Heat	Appearance: No abnormality Capacitance change: Within \pm 7.5% or \pm 0.75pF, whichever is larger. Q: C \geq 30 pF: Q \geq 200 C<30 pF: Q \geq 100 + 10C/3 C: Nominal capacitance Insulation resistance: 500 MΩ min.	Appearance: No abnormality Capacitance change: C\$\(2\) pF: Within \(\pm 0.4\) pF C>2 pF: Within \(\pm 0.75\) pF C: Nominal capacitance Insulation resistance: 500 MΩ min.	Appearance: No abnormality Capacitance change: B: Within $\pm 12.5\%$ F: Within $\pm 30\%$ tan δ : B: 5.0% max. F: 7.5% max. Insulation resistance: $25~\text{M}\Omega~\text{μF}$ or $500~\text{M}\Omega$, whichever is the smaller.	Appearance: No abnormality Capacitance change: BJ: Within±12.5% Within±15%** Within±20%** Within±25%** Within±30%** C.E.F: Within±30% tana: BJ: 5.0%max. 7.5%max.* 20.0%max.* 15.0%max.* 1	According to JIS C 5102 Clause 9. 9. Multilayer: Preconditioning: Voltage treatment (Class 2) Temperature: 40±2°C Humidity: 90 to 95% RH Duration: 500 ⁺²⁴ hrs Applied voltage: Rated voltage Charge and discharge current: 50mA max. (Class 1,2) Recovery: Recovery for the following period under the standar condition after the removal from test chamber. 24±2 hrs (Class 1) 48±4 hrs (Class 2) High-Frequency Multilayer: Temperature: 60±2°C Humidity: 90 to 95% RH Duration: 500 ⁺²⁴ hrs Applied voltage: Rated voltage Charge and discharge current: 50mA max. Recovery: 24±2 hrs of recovery under the standard cond tion after the removal from test chamber.
17.Loading at High Temperature	Appearance: No abnormality Capacitance change: Within ±3% or ±0.3pF, whichever is larger. Q: C≧30 pF: Q≧350 10≦C<30 pF: Q≧275 +2.5C C<10 pF: Q≧200 + 10C C: Nominal capacitance Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: Within ±3% or ±0.3pF, whichever is larger. Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: B: Within $\pm 12.5\%$ F: Within $\pm 30\%$ tan δ : B: 4.0% max. F: 7.5% max. Insulation resistance: $50~\mathrm{M}\Omega\mu\mathrm{F}$ or $1000~\mathrm{M}\Omega$, whichever is smaller.	Appearance: No abnormality Capacitance change: BJ: Within±12.5% Within±20% Within±25% Within±25% Within±30% (X5S) E, F: Within±30% tans: BJ: 5.0%max. 7.5%max.* 20.0%max.* C, F, F: 11%max. 7.5%max.* 15.0%max.* 15.0%max.* 15.0%max.* 25.0%max.* 25.0%max.* 25.0%max.* 25.0%max.* See Table.5 Insulation resistance: 50 Insulation resistance: 51 Insulation resistance: 50 Insulation resistance: 50	According to JIS C 5102 clause 9.10. Multilayer: Preconditioning: Voltage treatment (Class 2) Temperature:125±3°C(Class 1, Class 2: B, BJ(X7R)) B5±2°C (Class 2: BJ,F) Duration: 1000 +48 hrs Applied voltage: Rated voltage×2, , ×1.5 (Table.4) Recovery: Recovery for the following period under the star dard condition after the removal from test chamber. As for Ni product, thermal treatment shall be performe prior to the recovery. 24±2 hrs (Class 1) 48±4 hrs (Class 2) High-Frequency Multilayer: Temperature: 125±3°C (Class 1) Duration: 1000 +48 hrs Applied voltage: Rated voltage×2 Recovery: 24±2 hrs of recovery under the standard condition after the removal from test chamber.

Note 1: For 105 type, specified in "High value".

Note 2: Thermal treatment (Multilayer): 1 hr of thermal treatment at 150 +0 /-10 °C followed by 48±4 hrs of recovery under the standard condition shall be performed before the measurement. Note 3: Voltage treatment (Multilayer): 1 hr of voltage treatment under the specified temperature and voltage for testing followed by 48±4 hrs of recovery under the standard conditions hall be performed before the measurement. Note on standard conditions "standard conditions" standard conditions "standard conditions" standard conditions "standard conditions" standard conditions "standard conditions" at least standard conditions of recovery under the standard conditions shall be performed before the measurement. Note on standard conditions "standard conditions at fleered to herein is defined as follows: 5 to 35°C of temperature, 45 to 85% relative humidity, and 86 to 106kPa of air pressure. Unless otherwise specified, all the tests are conducted under the "standard condition."

Note 4: Specified value for Instration Resistance of Table.3 only: 100MΩ μF or more.

Table.1

Item	tan∂	Item	tan∂	Item	tan∂
BJ:LMK type; 105 type ($C \le 0.047 \mu F$) 107 type ($C \le 0.47 \mu F$) 212 type ($C \le 1.0 \mu F$) 316 / 325 / 432 type EMK type; 063/105/107/212/316/432 type 325 type ($C < 22 \mu F$)		BJ: JMK type; 063 type 107 type ($C \le 1.0 \mu F$) 212 type ($C \le 4.7 \mu F$)General 316 type ($C \le 10 \mu F$)General 325 type ($C \le 22 \mu F$) 432 type ($C \le 47 \mu F$)		F: LMK type; 212 type 316 type $(C=10\mu\text{F})$: General $(C=47\mu\text{F})$: Lowprofile 325 type $(C>10\mu\text{F})$: EMK type; 105 type $(C\ge0.068\mu\text{F})$ UMK type; 325 type $(C>4.7\mu\text{F})$	9.0%max.
TMK type; 316 type (C > 0.47 μF) 325 type (C≦0.47 μF)		LMK type; 105 type ($C \ge 0.056 \mu F$) 107 type ($C > 0.47 \mu F$)	5.0%max.	BJ: 表3 C: 107/212/316 type	10.0% max.
432 type GMK type; 212 type 316 type 325 type UMK type; 212 type (C > 0.1 μF)	3.5%以下	212 type (C ≥ 2.2 μ F) EMK type; 325 type (C ≥ 22 μ F) TMK type; 325 type (C > 4.7 μ F) E4K, L4K, J2K, L2K type F: 105 type (50V, 25V)		F: LMK type; 105 type (C =0.22 μF) E,F: JMK type; 663 / 105 / 107 / 212 / 316 / 325 / 432 type LMK type; 107 type, 325 type 432 type, 316 type (C> 10 μF)	11.0% max. 16.0%max.
316 type ($C \ge 0.47 \mu F$) 325 type L2K type ($C \le 0.047 \mu F$) T2K type				F: JMK type; 105 type (C=1 µF)	20.0%max.

Ī	al	ol	е	.2

Table.2	
Item	tan∂
BJ: JMK type; 107 type (C > 2.2 μF) 212type (C > 10 μF) 316type (C > 22 μF) 325type (C > 47 μF) 432type (C > 100 μF) 432type (C > 100 μF) LMK type; 063 type $(C \ge 0.056 \mu F)$ 107 type $(C \ge 0.056 \mu F)$ 107 type $(C \ge 0.47 \mu F)$ 212 type $(C \ge 1 \mu F)$ TMK type; 325 type $(C \ge 10 \mu F)$ E4K, L4K, J2K, L2K type	7.5%max.
F: 105 type (50V, 25V) BJ: EMK type; 325 type (C≧22 μF)	10.0% max.
F: LMK type; 105 type (C=0.22μF) F: JMK type; 063 type	16.0% max.
F: JMK type; 105 / 107 / 212 / 316 / 325 / 432 type LMK type; 107 / 432 type	19.5%max.
BJ: Table.3	20.0%max.
F: JMK type; 105 type (C=1 µF)	25.0%max.

Table.3

Item					
BJ: JMK type; 105type (C>0.1μF)					
107type (C>1.0 μF)					
212type (C>4.7 μF)General					
$(C \ge 4.7 \muF)$ Lowprofile					
316type (C>10 μF)General					
(C ≥ 10 μF)Lowprofile					
325type (C >22 μF)					
432type (C>47 μF)					
Table.4					

item						
BJ: 105type (C>0.1 μ F) 107type (C>1.0 μ F)						
212type (C>4.7 μ F) \sim 316type (C>10 μ F)						
325type (C>22 μ F). 432type (C>47 μ F)						
F: 105type (C>0.47 μ F) 212type (C>4.7 μ F)						
325type (C>22 μ F) \times 432type (C>47 μ F)						

Table.5

Table.5				
		Item	Ca	pacitance change
Damp Heat	BJ: JMK type;	212 type	(C > 4.7μ F)General (C $\ge 4.7 \mu$ F)Lowprofile	Within±30%
Loading under	BJ: EMK type;	325type	(C ≥ 22 μF)	Within±15%
Damp Heat	BJ: JMK type;	316 type	(C > 10 μF)General (C ≥ 10 μF)Lowprofile	
	TMK type;	325 type 325 type	(C > 22 μF) (C ≥ 10 μF)	Within±20%
[BJ: JMK type;	107 type	(C ≥ 10 μF)	Within±25%
	BJ: JMK type;	212 type	(C > 4.7 μ F)General (C \ge 4.7 μ F)Lowprofile	Within±30%
Loading at high Temperature	BJ: JMK type;	212 type	(C > 4.7μ F)General (C $\ge 4.7 \mu$ F)Lowprofile	
		316 type	$(C > 10 \mu F)$ General $(C \ge 10 \mu F)$ Lowprofile	Within±20%
		325 type	(C > 22 μF)	
	TMK type;	325 type	(C ≥ 10 μF)	
	BJ: JMK type;	107 type	(C > 10 μF)	Within±25%

Stages	Precautions	Technical considerations
1.Circuit Design	Verification of operating environment, electrical rating and performance 1. A malfunction in medical equipment, spacecraft, nuclear reactors, etc. may cause serious harm to human life or have severe social ramifications. As such, any capacitors to be used in such equipment may require higher safety and/or reliability considerations and should be clearly differentiated from components used in general purpose applications. Operating Voltage (Verification of Rated voltage) 1. The operating voltage for capacitors must always be lower than their rated values. If an AC voltage is loaded on a DC voltage, the sum of the two peak voltages should be lower than the rated value of the capacitor chosen. For a circuit where both an AC and a pulse voltage may be present, the sum of their peak voltages should also be lower than the capacitor's rated voltage. 2. Even if the applied voltage is lower than the rated value, the reliability of capacitors might be reduced if either a high frequency AC voltage or a pulse voltage having rapid rise time is present in the circuit.	
2.PCB Design	Pattern configurations (Design of Land-patterns) 1. When capacitors are mounted on a PCB, the amount of solder used (size of fillet) can directly affect capacitor performance. Therefore, the following items must be carefully considered in the design of solder land patterns: (1) The amount of solder applied can affect the ability of chips to withstand mechanical stresses which may lead to breaking or cracking. Therefore, when designing land-patterns it is necessary to consider the appropriate size and configuration of the solder pads which in turn determines the amount of solder necessary to form the fillets. (2) When more than one part is jointly soldered onto the same land or pad, the pad must be designed so that each component's soldering point is separated by solder-resist.	1. The following diagrams and tables show some examples of recommended patterns to prevent excessive solder amourts. (larger fillets which extend above the component end terminations) Examples of improper pattern designs are also shown. (1) Recommended land dimensions for a typical chip capacitor land patterns for PCBs Land pattern Chip capacitor Solder-resist Chip capacitor Chip capacitor Chip capacitor Solder-resist Chip capacitor Type 107 212 316 325 L 1.6 2.0 3.2 3.2 Size W 0.8 1.25 1.6 2.5 A 0.8~1.0 1.0~1.4 1.8~2.5 1.8~2.5 B 0.5~0.8 0.8~1.5 0.8~1.7 0.8~1.7 C 0.6~0.8 0.9~1.2 1.2~1.6 1.8~2.5
		Recommended land dimensions for reflow-soldering (unit: mm) Type

b

С d 0.5~0.6 0.5~0.6 1.0

0.55~0.65 0.3~0.4

0.64

Stages	Precautions	Technical considerations				
2.PCB Design		(2) Examples of	of good and bad solder applicati	ion		
		Items	Not recommended	Recommended		
	(Capacitor layout on panelized [breakaway] PC boards) 1. After capacitors have been mounted on the boards, chips can be subjected to mechanical stresses in subsequent manufacturing processes (PCB cutting, board inspection, mounting of additional parts, assembly into the chassis, wave soldering the reflow soldered boards etc.) For this reason, planning pattern configurations and the position of SMD capacitors should be carefully performed to minimize stress.	Mixed mounting of SMD and leaded components	Lead wire of component	Solder-resist		
		Component placement close to the chassis	Chassis Solder(for grounding)	Solder-resist		
		Hand-soldering of leaded components near mounted components	Lead wire of component Soldering iron—	Solder-resist		
		Horizontal component placement		Solder-resist		
		1-1. The following are examples of good and bad capacitor layout; SMD capacitors should be located to minimize any possible mechanical stresses from board warp or deflection.				
		Deflection of the board	Not recommended	Position the component at a right angle to the directancial stresses that are anticipated.		
		1-2. To layout the capacitors for the breakaway PC board, it should be noted that the amount of mechanical stresses given will vary depending on capacitor layout. The example below shows recommendations for better design.				
		Perforati	on C Slit Magnitude of stress	D 0000 B B A>B = C>D>E		
		the capacitors c	an vary according to the method ast stressful to most stressful: p	ons, the amount of mechanical stress on dused. The following methods are listed bush-back, slit, V-grooving, and perforast also consider the PCB splitting proce-		

Stages	Multilayer Ceramic Capacitors Precautions	Technical considerations				
3.Considerations for automatic placement	Adjustment of mounting machine 1. Excessive impact load should not be imposed on the capacitors when mounting onto the PC boards. 2. The maintenance and inspection of the mounters should be conducted periodically.	1. If the lower limit of the pick-up nozzle is low, too much force may be imposed on the capacitors, causing damage. To avoid this, the following points should be considered before lowering the pick-up nozzle: (1)The lower limit of the pick-up nozzle should be adjusted to the surface level of the PC board after correcting for deflection of the board. (2)The pick-up pressure should be adjusted between 1 and 3 N static loads. (3)To reduce the amount of deflection of the board caused by impact of the pick-up nozzle, supporting pins or back-up pins should be used under the PC board. The following diagrams show some typical examples of good pick-up nozzle placement:				
		Single-sided mounting Double-sided mounting	Not recommended Cracks	Recommended Supporting pin-		
	Selection of Adhesives	2. As the alignment pin wears out, adjustment of the nozzle height can cause chipping or cracking of the capacitors because of mechanical impact on the capacitors. To avoid this, the monitoring of the width between the alignment pin in the stopped position, and maintenance, inspection and replacement of the pin should be conducted periodically. 1. Some adhesives may cause reduced insulation resistance. The difference between the				
	Mounting capacitors with adhesives in preliminary assembly, before the soldering stage, may lead to degraded capacitor characteristics unless the following factors are appropriately checked; the size of land patterns, type of adhesive, amount applied, hardening temperature and hardening period. Therefore, it is imperative to consult the manufacturer of the adhesives on proper usage and amounts of adhesive to use.	shrinkage percentage of the adhesive and that of the capacitors may result in stresses on the capacitors and lead to cracking. Moreover, too little or too much adhesive applied to the board may adversely affect component placement, so the following precautions should be noted in the application of adhesives. (1)Required adhesive characteristics a. The adhesive should be strong enough to hold parts on the board during the mounting &				
		solder process. b. The adhesive should have sufficient strength at high temperatures. c. The adhesive should have good coating and thickness consistency. d. The adhesive should be used during its prescribed shelf life. e. The adhesive should harden rapidly f. The adhesive must not be contaminated. g. The adhesive should have excellent insulation characteristics. h. The adhesive should not be toxic and have no emission of toxic gasses.				
		(2)The recommer Figure a b	212/316 case size 0.3mm 100 ~120 Adhesives should no	s as examples min		
		Amou	nt of adhesive A	fter capacitors are bonded		

Stages	Precautions	Technical considerations
4. Soldering	Selection of Flux 1. Since flux may have a significant effect on the performance of capacitors, it is necessary to verify the following conditions prior to use; (1)Flux used should be with less than or equal to 0.1 wt% (equivelent to chroline) of halogenated content. Flux having a strong acidity content should not be applied. (2)When soldering capacitors on the board, the amount of flux applied should be controlled at the optimum level. (3)When using water-soluble flux, special care should be taken to properly clean the boards.	1-1. When too much halogenated substance (Chlorine, etc.) content is used to activate the flux, or highly acidic flux is used, an excessive amount of residue after soldering may lead to corrosion of the terminal electrodes or degradation of insulation resistance on the surface of the capacitors. 1-2. Flux is used to increase solderability in flow soldering, but if too much is applied, a large amount of flux gas may be emitted and may detrimentally affect solderability. To minimize the amount of flux applied, it is recommended to use a flux-bubbling system. 1-3. Since the residue of water-soluble flux is easily dissolved by water content in the air, the residue on the surface of capacitors in high humidity conditions may cause a degradation of insulation resistance and therefore affect the reliability of the components. The cleaning methods and the capability of the machines used should also be considered carefully when selecting water-soluble flux.
	Soldering Temperature, time, amount of solder, etc. are specified in accordance with the following recommended conditions.	1-1. Preheating when soldering Heating: Ceramic chip components should be preheated to within 100 to 130°C of the soldering. Cooling: The temperature difference between the components and cleaning process should not be greater than 100°C. Ceramic chip capacitors are susceptible to thermal shock when exposed to rapid or concentrated heating or rapid cooling. Therefore, the soldering process must be conducted with great care so as to prevent malfunction of the components due to excessive thermal shock.
	And please contact us about peak temperature when you use lead-free paste.	Recommended conditions for soldering [Reflow soldering] Temperature profile
		Temperature (C) 300 Preheating 230 C 250 150 100 Over 1 minute Vivining Gradual 10 cooling seconds Caution 1. The ideal condition is to have solder mass (fillet) controlled to 1/2 to 1/3 of the thickness of the capacitor, as shown below: Capacitor 1/2T ~ 1/3T Solder 1/2T ~ 1/3T T T T T T T T T T T T T
		2. Because excessive dwell times can detrimentally affect solderability, soldering duration should be kept as close to recommended times as possible. [Wave soldering] Temperature profile Temperature (CC) 300 400 500 Freheating COVer 2 minutes Within Gradual 3 cooling seconds
		Caution 1. Make sure the capacitors are preheated sufficiently. 2. The temperature difference between the capacitor and melted solder should not be greater than 100 to130°C 3. Cooling after soldering should be as gradual as possible. 4. Wave soldering must not be applied to the capacitors designated as for reflow soldering only.

Stages	Precautions	Technical considerations
4. Soldering		[Hand soldering] Temperature (C) 300 Preheating 230°C 280°C 280°C 000 150 100 50 Ver 1 minute Villinin Gradual 3 cooling seconds
		Caution 1. Use a 20W soldering iron with a maximum tip diameter of 1.0 mm. 2. The soldering iron should not directly touch the capacitor.
5.Cleaning	Cleaning conditions 1. When cleaning the PC board after the capacitors are all mounted, select the appropriate cleaning solution according to the type of flux used and purpose of the cleaning (e.g. to remove soldering flux or other materials from the production process.) 2. Cleaning conditions should be determined after verifying, through a test run, that the cleaning process does not affect the capacitor's characteristics.	1. The use of inappropriate solutions can cause foreign substances such as flux residue to adhere to the capacitor or deteriorate the capacitor's outer coating, resulting in a degradation of the capacitor's electrical properties (especially insulation resistance). 2. Inappropriate cleaning conditions (insufficient or excessive cleaning) may detrimentally affect the performance of the capacitors. (1)Excessive cleaning In the case of ultrasonic cleaning, too much power output can cause excessive vibration of the PC board which may lead to the cracking of the capacitor or the soldered portion, or decrease the terminal electrodes' strength. Thus the following conditions should be carefully checked; Ultrasonic output Below 20 W/ℓ
		Ultrasonic frequency Below 40 kHz Ultrasonic washing period 5 min. or less
6.Post cleaning processes	With some type of resins a decomposition gas or chemical reaction vapor may remain inside the resin during the hardening period or while left under normal storage conditions resulting in the deterioration of the capacitor's performance. When a resin's hardening temperature is higher than the capacitor's operating temperature, the stresses generated by the excess heat may lead to capacitor damage or destruction. The use of such resins, molding materials etc. is not recommended.	
7.Handling	Breakaway PC boards (splitting along perforations) 1. When splitting the PC board after mounting capacitors and other components, care is required so as not to give any stresses of deflection or twisting to the board. 2. Board separation should not be done manually, but by using the appropriate devices. Mechanical considerations 1. Be careful not to subject the capacitors to excessive mechani-	
	cal shocks. (1)If ceramic capacitors are dropped onto the floor or a hard surface, they should not be used. (2)When handling the mounted boards, be careful that the mounted components do not come in contact with or bump against other boards or components.	

Stages	Precautions	Technical considerations
8.Storage conditions	Storage 1. To maintain the solderability of terminal electrodes and to keep the packaging material in good condition, care must be taken to control temperature and humidity in the storage area. Humidity should especially be kept as low as possible. Recommended conditions Ambient temperature Below 40°C Humidity Below 70% RH The ambient temperature must be kept below 30°C. Even under ideal storage conditions capacitor electrode solderability decreases as time passes, so should be used within 6 months from the time of delivery. Ceramic chip capacitors should be kept where no chlorine or sulfur exists in the air. 2. The capacitance value of high dielectric constant capacitors (type 2 &3) will gradually decrease with the passage of time, so this should be taken into consideration in the circuit design. If such a capacitance reduction occurs, a heat treatment of 150°C for 1hour will return the capacitance to its initial level.	If the parts are stored in a high temperature and humidity environment, problems such as reduced solderability caused by oxidation of terminal electrodes and deterioration of taping/packaging materials may take place. For this reason, components should be used within 6 months from the time of delivery. If exceeding the above period, please check solderability before using the capacitors.