

OPA177 OPA77

Precision OPERATIONAL AMPLIFIER

FEATURES

- LOW OFFSET VOLTAGE: 10μV max
- LOW DRIFT: 0.1μV/°C
- HIGH OPEN-LOOP GAIN: 130dB min
- LOW QUIESCENT CURRENT: 1.5mA typ
- REPLACES INDUSTRY-STANDARD OP AMPS: OP-07, OP-77, OP-177, AD707, ETC.

APPLICATIONS

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- TEST EQUIPMENT
- BRIDGE AMPLIFIER
- **THERMOCOUPLE AMPLIFIER**


DESCRIPTION

The OPA177 and OPA77 precision bipolar op amps feature very low offset voltage and drift. Laser-trimmed offset, drift and input bias current virtually eliminate the need for costly external trimming. Their high performance and low cost make them ideally suited to a wide range of precision instrumentation.

The low quiescent current of the OPA177 and OPA77 dramatically reduce warm-up drift and errors due to

thermoelectric effects in input interconnections. They provide an effective alternative to chopper-stabilized amplifiers. The low noise of the OPA177 and OPA77 maintains accuracy.

OPA177 and OPA77 performance gradeouts are available. Packaging options include 8-pin plastic DIP, 8-pin ceramic DIP, and SO-8 surface-mount packages.



International Airport Industrial Park

• Mailing Address: PO Box 11400

• Tucson, AZ 85734

• Street Address: 6730 S. Tucson Blvd.

• Tucson, AZ 85706

Tel: (520) 746-1111

• Twx: 910-952-1111

• Cable: BBRCORP

• Telex: 066-6491

• FAX: (520) 889-1510

• Immediate Product Info: (800) 548-6132

OPA177 SPECIFICATIONS

ELECTRICAL

At $V_S = \pm 15V$, $T_A = +25^{\circ}C$ unless otherwise noted.

		OPA177E			OPA177F			OPA177G			
PARAMETER	CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage Long-Term Input Offset ⁽¹⁾ Voltage Stability Offset Adjustment Range Power Supply Rejection Ratio	$R_{p} = 20k\Omega$ $V_{S} = \pm 3V \text{ to } \pm 18V$	120	4 0.2 ±3 125	10	115	10 0.3 *	25	110	20 0.4 * 120	60	μV μV/Mo mV dB
INPUT BIAS CURRENT Input Offset Current Input Bias Current			0.3 0.5	1 ±1.5		*	1.5 ±2		*	2.8 ±2.8	nA nA
NOISE Input Noise Voltage Input Noise Current	1Hz to 100Hz ⁽²⁾ 1Hz to 100Hz		85 4.5	150		*	*		*	*	nVrms pArms
INPUT IMPEDANCE Input Resistance	Differential Mode ⁽³⁾ Common-Mode	26	45 200		*	*		18.5	*		ΜΩ GΩ
INPUT VOLTAGE RANGE Common-Mode Input Range ⁽⁴⁾ Common-Mode Rejection	V _{CM} = ±13V	±13 130	±14 140		*	*		* 115	*		V dB
OPEN-LOOP GAIN Large Signal Voltage Gain	$R_L \ge 2k\Omega$ $V_O = \pm 10V^{(5)}$	5000	12000		*	*		2000	6000		V/mV
OUTPUT Output Voltage Swing Open-Loop Output Resistance	$R_{L} \ge 10k\Omega$ $R_{L} \ge 2k\Omega$ $R_{L} \ge 1k\Omega$	±13.5 ±12.5 ±12	±14 ±13 ±12.5 60		* *	* * * *		* *	* * * *		V V V Ω
FREQUENCY RESPONSE Slew Rate Closed-Loop Bandwidth	$R_{L} \ge 2k\Omega$ $G = +1$	0.1 0.4	0.3 0.6		*	*		*	*		V/μs MHz
POWER SUPPLY Power Consumption Supply Current	$V_S = \pm 15V$, No Load $V_S = \pm 3V$, No Load $V_S = \pm 15V$, No Load		40 3.5 1.3	60 4.5 2		* *	* *		* *	* *	mW mW mA

ELECTRICAL

At $V_S = \pm 15 V$, $-40^{\circ}C \le T_A \le +85^{\circ}C$, unless otherwise noted.

OFFSET VOLTAGE Input Offset Voltage Average Input Offset Voltage Drift ⁽⁶⁾ Power Supply Rejection Ratio	$V_S = \pm 3V$ to $\pm 18V$	120	10 0.03 125	20 0.1	110	15 0.1 120	40 0.3	106	20 0.7 115	100 1.2	μV μV/°C dB
INPUT BIAS CURRENT Input Offset Current Average Input Offset Current Drift ⁽⁷⁾ Input Bias Current Average Input Bias Current Drift ⁽⁷⁾			0.5 1.5 0.5 8	1.5 25 ±4 25		* * *	2.2 40 * 40		* * * 15	4.5 85 ±6 60	nA pA/°C nA pA/°C
INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{CM} = ±13V	±13 120	±13.5 140		*	*		* 110	*		V dB
OPEN-LOOP GAIN Large Signal Voltage Gain	$R_L \ge 2k\Omega, \ V_O = \pm 10V$	2000	6000		*	*		1000	4000		V/mV
OUTPUT Output Voltage Swing	$R_L \ge 2k\Omega$	±12	±13		*	*		*	*		V
POWER SUPPLY Power Consumption Supply Current	$V_S = \pm 15V$, No Load $V_S = \pm 15V$, No Load		60 2	75 2.5		*	*		*	*	mW mA

^{*} Same as specification for product to left.

NOTES: (1) Long-Term Input Offset Voltage Stability refers to the averaged trend line of V_{OS} vs time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 operating days are typically less than $2\mu V$. (2) Sample tested. (3) Guaranteed by design. (4) Guaranteed by CMRR test condition. (5) To insure high open-loop gain throughout the $\pm 10V$ output range, A_{OL} is tested at $\pm 10V \le V_O \le 10V$, $\pm 10V \le V_O \le 10V$, and $\pm 10V \le V_O \le 10V$. (6) OP177EZ and OP177EZ: $\pm 10V \le 10V$



OPA77 SPECIFICATIONS

ELECTRICAL

At $V_S = \pm 15V$, $T_A = +25^{\circ}C$ unless otherwise noted.

			OPA77E			OPA77F			OPA77G	i	
PARAMETER	CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage Long-Term Input Offset Voltage Stability ⁽¹⁾ Offset Adjustment Range Power Supply Rejection Ratio	$R_{TRIM} = 20k\Omega$ $V_S = \pm 3V \text{ to } \pm 18V$		10 0.3 ±3 0.7	25		20 0.4 * *	60		50	100	μV μV/Mo mV μV/V
INPUT BIAS CURRENT Input Offset Current Input Bias Current	3		0.3 1.2	1.5 ±2		*	2.8 ±2.8		*	*	nA nA
NOISE Input Noise Voltage Input Noise Voltage Density Input Noise Current Input Noise Current Density	0.1Hz to 10Hz ⁽²⁾ f = 10Hz ⁽²⁾ f = 100Hz ⁽²⁾ f = 1000Hz ⁽²⁾ f = 1000Hz ⁽²⁾ 0.1Hz to 10Hz f = 10Hz f = 100Hz f = 100Hz		0.35 8.5 7.5 7.5 35 0.73 0.26 0.22	0.6 18 13 11		0.38	0.65 20 13.5 11.5		* * * * * * *	* * *	μVp-p nV/√Hz nV/√Hz nV/√Hz pAp-p pA/√Hz pA/√Hz pA/√Hz
INPUT RESISTANCE Differential Input Resistance ⁽³⁾ Common-mode Input Resistance		26	45 200		18.5	*		*	*		MΩ GΩ
INPUT VOLTAGE RANGE Common Mode Input Range Common-Mode Rejection	V _{CM} = ±13V	±13	±14 0.1	1	*	*	1.6	*	*	*	V μV/V
OPEN-LOOP GAIN Large-Signal Voltage Gain	$R_L \ge 2k\Omega$, $V_O = \pm 10V$	5000	12000		2000	6000		*	*		V/mV
OUTPUT Output Voltage Swing Open-Loop Output Resistance	$R_{L} \ge 10k\Omega$ $R_{L} \ge 2k\Omega$ $R_{L} \ge 1k\Omega$	±13.5 ±12.5 ±12	±14 ±13 ±12.5		* *	* * * *		* *	* * * *		V V V
FREQUENCY RESPONSE Slew Rate Closed-Loop Bandwidth	$R_{L} \ge 2k\Omega$ $AVCL = +1$	0.1 0.4	0.3 0.6		*	*		*	*		V/μs MHz
POWER SUPPLY Power Consumption	$V_S = \pm 15V$, No Load $V_S = \pm 3V$, No Load		50 3.5	60 4.5		*	*		*	*	mW mW

ELECTRICAL


At $V_S = \pm 15V$, $-25^{\circ}C \le T_A \le +85^{\circ}C$ for OPA77EZ and OPA77FZ, $0^{\circ}C \le T_A \le +70^{\circ}C$ for OPA77FP and OPA77GP, unless otherwise noted.

OFFORT VOLTAGE			<u> </u>								
OFFSET VOLTAGE Input Offset Voltage	Z Package		10 10	45 55		20 20	100 100		* 80	* 150	μV
Average Input Offset ⁽⁴⁾ Voltage Drift	P Package Z Package P Package		0.1 0.3	0.3 0.6		0.2 0.4	0.6 1		* 0.7	1.2	μV μV/°C μV/°C
Power Supply Rejection Ratio	$V_S = \pm 3V$ to $\pm 18V$		1	3		*	5		*	*	μV/V
INPUT BIAS CURRENT Input Offset Current Avg Input Offset Current Drift ⁽⁵⁾ Input Bias Current			0.5 1.5 2.4	2.2 40 +4		* *	4.5 85 ±6		* *	* *	nA pA/°C nA
Avg Input Bias Current Drift ⁽⁵⁾			8	40		15	60		*	*	pA/°C
INPUT VOLTAGE RANGE Common Mode Input Range Common-Mode Rejection	V _{CM} = ±13V	±13	±13.5 0.1	1	*	*	3	*	*	*	V μV/V
OPEN-LOOP GAIN Large Signal Voltage Gain	$R_L \ge 2k\Omega$, $V_O = \pm 10V$	2000	6000		1000	4000		*	*		V/mV
OUTPUT Output Voltage Swing	$R_L \ge 2k\Omega$	±12	±13		*	*		*	*		٧
POWER SUPPLY Power Consumption	$V_S = \pm 15V$, No Load		60	75		*	*		*	*	mW

^{*} Same as specification for product to left. NOTES: (1) Long-Term Input Offset Voltage Stability refers to the averaged trend line of V_{OS} vs time over extended period after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 operating days are typically 2.5 μ V. (2) Sample tested. (3) Guaranteed by design. (4) OPA77E: TCV_{OS} is 100% tested on Z package. (5) Guaranteed by end-point limits.

OPA177/77

DICE INFORMATION



NC: No Connection.

Substrate Bias: -V_S

PAD

2

3 4

5

6

7 8

MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS
Die Size	63 x 92 ±5	1.60 x 2.34 ±0.13
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Transistor Count		46
Backing		Gold

FUNCTION Offset Trim

–In +In

V-NC


Vo

V+

Offset Trim

OPA177/77 DIE TOPOGRAPHY

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage	±22V
Differential Input Voltage	±30V
Input Voltage	±V _S
Output Short Circuit	Continuous
Operating Temperature:	
Ceramic DIP (Z)	55°C to +125°C
Plastic DIP (P), SO-8 (S)	40°C to +85°C
θ _{JA} (PDIP)	100°C/W
θ _{JA} (SOIC)	160°C/W
θ _{IA} (Ceramic)	148°C/W
Storage Temperature:	
Ceramic DIP (Z)	65°C to +150°C
Plastic DIP (P), SO-8 (S)	65°C to +125°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s) P, Z packag	ges+300°C
(soldering, 3s) S package	+260°C

ORDERING INFORMATION

MODEL	PACKAGE	TEMP. RANGE
OPA177FP	8-Pin Plastic DIP	-40°C to +85°C
OPA177GP	8-Pin Plastic DIP	-40°C to +85°C
OPA177GS	SO-8 Surface-Mount	-40°C to +85°C
OPA177EZ	8-Pin Ceramic DIP	-40°C to +85°C
OPA177FZ	8-Pin Ceramic DIP	-40°C to +85°C
OPA177GZ	8-Pin Ceramic DIP	-40°C to +85°C
OPA77FP	8-Pin Plastic DIP	0°C to +70°C
OPA77GP	8-Pin Plastic DIP	0°C to +70°C
OPA77EZ	8-Pin Ceramic DIP	-25°C to +85°C
OPA77FZ	8-Pin Ceramic DIP	-25°C to +85°C


PACKAGE INFORMATION


MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
OPA177FP OPA177GP	8-Pin Plastic DIP 8-Pin Plastic DIP	006 006
OPA177GS	SO-8 Surface-Mount	182
OPA177EZ OPA177FZ	8-Pin Ceramic DIP 8-Pin Ceramic DIP	254 254
OPA177GZ	8-Pin Ceramic DIP	254
OPA77FP	8-Pin Plastic DIP	006
OPA77GP	8-Pin Plastic DIP	006
OPA77EZ	8-Pin Ceramic DIP	254
OPA77FZ	8-Pin Ceramic DIP	254


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.


TYPICAL PERFORMANCE CURVES


 $T_A = +25$ °C, $V_S = \pm 15$ V unless otherwise noted.


















TYPICAL PERFORMANCE CURVES (CONT)


 T_A = +25°C, V_S = ±15V unless otherwise noted.




















TYPICAL PERFORMANCE CURVES (CONT)

 $T_A = +25$ °C, $V_S = \pm 15$ V unless otherwise noted.









ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. ESD can cause damage ranging from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

Burr-Brown's standard ESD test method consists of five 1000V positive and negative discharges (100pF in series with $1.5k\Omega$) applied to each pin.

Failure to observe proper handling procedures could result in small changes to the OPA177's input bias current.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

APPLICATIONS INFORMATION

The OPA177 is unity-gain stable, making it easy to use and free from oscillations in the widest range of circuitry. Applications with noisy or high impedance power supply lines may require decoupling capacitors close to the device pins. In most cases $0.1\mu F$ ceramic capacitors are adequate.

The OPA177 has very low offset voltage and drift. To achieve highest performance, circuit layout and mechanical conditions must be optimized. Offset voltage and drift can be degraded by small thermoelectric potentials at the op amp inputs. Connections of dissimilar metals will generate thermal potential which can mask the ultimate performance of the OPA177. These thermal potentials can be made to cancel by assuring that they are equal in both input terminals.

- 1. Keep connections made to the two input terminals close together.
- Locate heat sources as far as possible from the critical input circuitry.
- 3. Shield the op amp and input circuitry from air currents such as cooling fans.

OFFSET VOLTAGE ADJUSTMENT

The OPA177 and OPA77 have been laser-trimmed for low offset voltage and drift so most circuits will not require external adjustment. Figure 1 shows the optional connection of an external potentiometer to adjust offset voltage. This adjustment should not be used to compensate for offsets created elsewhere in a system since this can introduce excessive temperature drift.

INPUT PROTECTION

The inputs of the OPA177 and OPA77 are protected with 500Ω series input resistors and diode clamps as shown in the simplified circuit diagram. The inputs can withstand $\pm 30 V$ differential inputs without damage. The protection diodes will, of course, conduct current when the inputs are overdriven. This may disturb the slewing behavior of unity-gain follower applications, but will not damage the op amp.




FIGURE 1. Optional Offset Nulling Circuit.

NOISE PERFORMANCE

The noise performance of the OPA177 and OPA77 is optimized for circuit impedances in the range of $2k\Omega$ to $50k\Omega$. Total noise in an application is a combination of the op amp's input voltage noise and input bias current noise reacting with circuit impedances. For applications with higher source impedance, the OPA627 FET-input op amp will generally provide lower noise. For very low impedance applications, the OPA27 will provide lower noise.

INPUT BIAS CURRENT CANCELLATION

The input stage base current of the OPA177 is internally compensated with an equal and opposite cancellation current. The resulting input bias current is the difference between the input stage base current and the cancellation current. This residual input bias current can be positive or negative.

When the bias current is cancelled in this manner, the input bias current and input offset current are approximately the same magnitude. As a result, it is not necessary to balance the DC resistance seen at the two input terminals (Figure 2). A resistor added to balance the input resistances may actually increase offset and noise.




FIGURE 2. Input Bias Current Cancellation.

