# RENESAS

HD74LS194A

# 4-bit Bidirectional Universal Shift Register

REJ03D0456-0300 Rev.3.00 Jul.15.2005

The bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs. Operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely;

- Parallel (broadside) load
- Shift right (in the direction  $Q_A$  toward  $Q_D$ )
- Shift left (in the direction Q<sub>D</sub> toward Q<sub>A</sub>)
- Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs,  $S_0$  and  $S_1$ , high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when  $S_0$  is high and  $S_1$  is low. Serial data for this mode is entered at the shift-right data input. When  $S_0$  is low and  $S_1$  is high, data shifts left synchronously and new data is entered at the shift-left serial input.


Clocking of the flip-flop is inhibited when both mode control inputs are low.

• Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LS194AP	DILP-16 pin	PRDP0016AE-B (DP-16FV)	Р	—
HD74LS194AFPEL	SOP-16 pin (JEITA)	PRSP0016DH-B (FP-16DAV)	FP	EL (2,000 pcs/reel)

Note: Please consult the sales office for the above package availability.

# **Pin Arrangement**





# **Function Table**


	Inputs										Out	puts	
Clear	Мс	ode	Clock	Se	rial		Par	allel		Q <sub>A</sub>	0	Qc	0
Clear	S <sub>1</sub>	S <sub>0</sub>	CIOCK	Left	Right	Α	В	С	D	QA	Q <sub>Β</sub>	чc	$Q_D$
L	Х	Х	Х	Х	Х	Х	Х	Х	Х	L	L	L	L
Н	Х	Х	L	Х	Х	Х	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	$Q_{D0}$
Н	Н	Н	$\uparrow$	Х	Х	а	b	С	d	а	b	С	d
Н	L	Н	$\uparrow$	Х	Н	Х	Х	Х	Х	Н	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
Н	L	Н	$\uparrow$	Х	L	Х	Х	Х	Х	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
Н	Н	L	$\uparrow$	Н	Х	Х	Х	Х	Х	$Q_Bn$	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Н
Н	Н	L	↑ (	L	Х	Х	Х	Х	Х	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	L
Н	L	L	Х	Х	Х	Х	Х	Х	Х	Q <sub>Ao</sub>	Q <sub>Bo</sub>	Q <sub>Co</sub>	Q <sub>Do</sub>

Notes: 1. H; high level, L; low level, X; irrelevant

2.  $\uparrow$ ; transition from low to high level

- 3. a to d; the level of steady-state input at inputs A, B, C, or D, respectively
- 4. Q<sub>A0</sub> to Q<sub>D0</sub>; the level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, or Q<sub>D</sub>, respectively before the indicated steady-state input conditions were established.
- 5.  $Q_{An}$  to  $Q_{Dn}$ ; the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively before the most-recent  $\uparrow$  transition of the clock.

# **Block Diagram**



# **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit
Supply voltage	V <sub>CC</sub>	7	V
Input voltage	V <sub>IN</sub>	7	V
Power dissipation	PT	400	mW
Storage temperature	Tstg	-65 to +150	°C

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

# **Recommended Operating Conditions**

Item		Symbol	Min	Тур	Max	Unit
Supply voltage	e	V <sub>CC</sub>	4.75	5.00	5.25	V
	•	I <sub>ОН</sub>	_	—	-400	μA
Output curren	l	I <sub>OL</sub>	_	—	8	mA
Operating terr	nperature	T <sub>opr</sub>	-20	25	75	°C
Clock frequency		fclock	0	—	25	MHz
Clock pulse width		t <sub>w (CK)</sub>	20	—	—	ns
Clear pulse w	idth	t <sub>w (CLR)</sub>	20	—	—	ns
	Mode Control		30	—	—	ns
Setup time	A, B, C, D, R, L	t <sub>su</sub>	20	—	—	ns
Getup time	CLR (inactive state)	٩su	25	_	_	ns
Hold time		t <sub>h</sub>	0	_	_	ns

# **Electrical Characteristics**

 $(Ta = -20 \text{ to } +75 \ ^{\circ}\text{C})$ 

Item	Symbol	min.	typ.*	max.	Unit	Condition
Input voltogo	V <sub>IH</sub>	2.0	—	—	V	
Input voltage	VIL	—	—	0.8	V	
	V <sub>OH</sub>	2.7			V	$V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V}, V_{IL} = 0.8 \text{ V},$
	VOH	2.1			v	I <sub>OH</sub> = -400 μA
Output voltage	V <sub>OL</sub>	_	—	0.4	V	$I_{OL} = 4 \text{ mA}$ $V_{CC} = 4.75 \text{ V}, \text{ V}_{IH} = 2 \text{ V},$
		—	—	0.5	v	I <sub>OL</sub> = 8 mA V <sub>IL</sub> = 0.8 V
	I <sub>IH</sub>	—	—	20	μΑ	$V_{CC} = 5.25 \text{ V}, \text{ V}_{I} = 2.7 \text{ V}$
Input current	IIL	—	—	-0.4	mA	$V_{CC} = 5.25 \text{ V}, \text{ V}_{I} = 0.4 \text{ V}$
	I <sub>1</sub>	—	—	0.1	mA	$V_{CC} = 5.25 \text{ V}, \text{ V}_{I} = 7 \text{ V}$
Short-circuit output	l <sub>os</sub>	-20	_	-100	mA	$V_{CC} = 5.25 V$
current	IOS	20		100	110.	V(( = 0.20 V
Supply current**	I <sub>CC</sub>	_	15	23	mA	V <sub>CC</sub> = 5.25 V
Input clamp voltage	VIK	—	—	-1.5	V	$V_{CC} = 4.75 \text{ V}, \text{ I}_{IN} = -18 \text{ mA}$

Notes: \*  $V_{CC} = 5 V$ , Ta = 25°C

\*\* With all outputs open, inputs A through D grounded, and 4.5 V applied to S<sub>0</sub>, S<sub>1</sub>, clear and the serial inputs, I<sub>CC</sub> is tested with a momentary GND, then 4.5 V, applied to clock.


# **Switching Characteristics**

 $(V_{CC} = 5 V, Ta = 25^{\circ}C)$ 

Item	Symbol	Inputs	Outputs	min.	typ.	max.	Unit	Condition
Maximum clock frequency	fmax	•		25	36		MHz	
	t <sub>PHL</sub>	Clear		_	19	30	ns	C <sub>L</sub> = 15 pF,
Propagation delay time	t <sub>PLH</sub>	Clock	Q	_	14	22	ns	$R_L = 2 \ k\Omega$
	t <sub>PHL</sub>	Clock		_	17	26	ns	




# **Count Sequences**



# **Testing Method**

### **Test Circuit**




#### HD74LS194A

### **Testing Table**

Item	From input to output	Inputs										
nem	From input to output	CLR	S <sub>1</sub>	S <sub>0</sub>	СК	L	R	Α	В	С	D	
£	right-shift	4.5V	4.5V	GND	IN	4.5V	IN	GND	GND	GND	GND	
J max	left-shift	4.5V	GND	4.5V	IN	IN	4.5V	GND	GND	GND	GND	
+	Clear→Q	IN	4.5V	4.5V	IN	GND	GND	4.5V	4.5V	4.5V	4.5V	
t <sub>PLH</sub>	Clock→Q	4.5V	4.5V	GND	IN	4.5V	IN	GND	GND	GND	GND	
t <sub>PHL</sub>		4.5V	4.5V	GND	IN	IN	4.5V	GND	GND	GND	GND	

Item	From input to output	Outputs								
nem	From input to output	Q <sub>A</sub>	Q <sub>B</sub>	Qc	QD					
f	right-shift	OUT	OUT	OUT	OUT					
<i>f</i> max	left-shift	OUT	OUT	OUT	OUT					
	Clear→Q	OUT	OUT	OUT	OUT					
t <sub>PLH</sub>	Clock→Q	OUT	OUT	OUT	OUT					
t <sub>PHL</sub>		OUT	OUT	OUT	OUT					


### Waveforms 1






### HD74LS194A

### Waveforms 2





# **Package Dimensions**





# Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- Notes regarding these materials
   These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
   Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
   All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. vithout notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
   The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
   When using any or all of the information contained in these materials. including product data, diagrams, charts, programs, and algorithms, please be sure to

- Nome page (ntp://www.renesas.com).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



#### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

#### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

#### Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .3.0

http://www.renesas.com